Back to Search






Mid-Level
Pre-Silicon SoC Modeling Engineer, Annapurna Labs Machine Learning Accelerators, AWS
Confirmed live in the last 24 hours
Annapurna Labs (U.S.) Inc.
Cupertino, CA, USA
On-site
Posted March 27, 2026
Job Description
AWS's Trainium and Inferentia chips power the world's largest machine learning clusters. Our team builds C++ models of these custom SoCs that RTL designers, verification engineers, and software teams depend on throughout the silicon development lifecycle. We're looking for a modeling engineer to build and own models that directly impact how our chips are designed, verified, and brought to production.
What you'll do:
- Build and own models of SoC subsystems — translating architecture specs and RTL behavior into accurate, testable C++ models
- Work directly with RTL design and verification teams to validate model behavior against RTL, debug discrepancies, and support pre-silicon verification flows
- Develop model-based test infrastructure: regression suites, RTL correlation checks, and coverage-driven testing
- Contribute to performance modeling efforts — building cycle-approximate models that help architects evaluate design trade-offs before RTL exists
- Improve modeling methodology and infrastructure: how models are structured, integrated, tested, and released to DV and architecture teams
- Collaborate with chip architects to understand upcoming designs and plan modeling work ahead of RTL availability
Why this role is interesting:
- Your models are used to verify silicon before it's built — bugs you catch save months of schedule and millions of dollars
- You'll work at the intersection of software engineering and chip design, with deep visibility into how custom ML accelerators are architected
- As the team scales, there's a clear path into architectural modeling — using your models to influence chip design decisions, not just validate them
- Small team, high ownership, direct impact on AWS's most strategic silicon programs
You will thrive in this role if you:
- Have built functional or performance models of SoCs, ASICs, GPUs, CPUs, or IP blocks
- Are comfortable working with architectural / design specifications or reference implementations and translating them into C++ or SystemC models
- Understand verification concepts and have worked with DV teams or in pre-silicon validation environments
- Care about model fidelity and have experience correlating models against RTL or silicon
- Are interested in expanding into architectural performance modeling as the team grows
- Enjoy working on a small, high-impact team where you own significant pieces of the stack
No ML background needed. You'll learn the ML accelerator domain on the job.
This role can be based in Cupertino, CA or Austin, TX.
- 2+ years writing functional or performance models of hardware (SoCs, ASICs, GPUs, CPUs, IP blocks)
- Familiarity with SoC, CPU, GPU, and/or ASIC architecture and micro-architecture
- Experience working with DV teams or integrating models into verification flows
- Experience with SystemC or TLM-based modeling
- Experience correlating functional models against RTL simulation or emulation
- Experience developing or calibrating performance models
- Familiarity with Modern C++ (20 and beyond)
- Experience with PyTest, GoogleTest, or similar test frameworks
- Experience with multi-threaded simulation
Amazon is an equal opportunity employer and does not discriminate on the basis of protected veteran status, disability, or other legally protected status.
Los Angeles County applicants: Job duties for this position include: work safely and cooperatively with other employees, supervisors, and staff; adhere to standards of excellence despite stressful conditions; communicate effectively and respectfully with employees, supervisors, and staff to ensure exceptional customer service; and follow all federal, state, and local laws and Company policies. Criminal history may have a direct, adverse, and negative relationship with some of the material job duties of this position. These include the duties and responsibilities listed above, as well as the abilities to adhere to company policies, exercise sound judgment, effectively manage stress and work safely and respectfully with others, exhibit trustworthiness and professionalism, and safeguard business operations and the Company’s reputation. Pursuant to the Los Angeles County Fair Chance Ordinance, we will consider for employment qualified applicants with arrest and conviction records.
Our inclusive culture empowers Amazonians to deliver the best results for our customers. If you have a disability and need a workplace accommodation or adjustment during the application and hiring process, including suppo
What you'll do:
- Build and own models of SoC subsystems — translating architecture specs and RTL behavior into accurate, testable C++ models
- Work directly with RTL design and verification teams to validate model behavior against RTL, debug discrepancies, and support pre-silicon verification flows
- Develop model-based test infrastructure: regression suites, RTL correlation checks, and coverage-driven testing
- Contribute to performance modeling efforts — building cycle-approximate models that help architects evaluate design trade-offs before RTL exists
- Improve modeling methodology and infrastructure: how models are structured, integrated, tested, and released to DV and architecture teams
- Collaborate with chip architects to understand upcoming designs and plan modeling work ahead of RTL availability
Why this role is interesting:
- Your models are used to verify silicon before it's built — bugs you catch save months of schedule and millions of dollars
- You'll work at the intersection of software engineering and chip design, with deep visibility into how custom ML accelerators are architected
- As the team scales, there's a clear path into architectural modeling — using your models to influence chip design decisions, not just validate them
- Small team, high ownership, direct impact on AWS's most strategic silicon programs
You will thrive in this role if you:
- Have built functional or performance models of SoCs, ASICs, GPUs, CPUs, or IP blocks
- Are comfortable working with architectural / design specifications or reference implementations and translating them into C++ or SystemC models
- Understand verification concepts and have worked with DV teams or in pre-silicon validation environments
- Care about model fidelity and have experience correlating models against RTL or silicon
- Are interested in expanding into architectural performance modeling as the team grows
- Enjoy working on a small, high-impact team where you own significant pieces of the stack
No ML background needed. You'll learn the ML accelerator domain on the job.
This role can be based in Cupertino, CA or Austin, TX.
Basic Qualifications
- Experience programming languages such as C/C++, Python, Java or Perl- 2+ years writing functional or performance models of hardware (SoCs, ASICs, GPUs, CPUs, IP blocks)
- Familiarity with SoC, CPU, GPU, and/or ASIC architecture and micro-architecture
Preferred Qualifications
- 2+ years of full software development life cycle, including coding standards, code reviews, source control management, build processes, testing, and operations experience- Experience working with DV teams or integrating models into verification flows
- Experience with SystemC or TLM-based modeling
- Experience correlating functional models against RTL simulation or emulation
- Experience developing or calibrating performance models
- Familiarity with Modern C++ (20 and beyond)
- Experience with PyTest, GoogleTest, or similar test frameworks
- Experience with multi-threaded simulation
Amazon is an equal opportunity employer and does not discriminate on the basis of protected veteran status, disability, or other legally protected status.
Los Angeles County applicants: Job duties for this position include: work safely and cooperatively with other employees, supervisors, and staff; adhere to standards of excellence despite stressful conditions; communicate effectively and respectfully with employees, supervisors, and staff to ensure exceptional customer service; and follow all federal, state, and local laws and Company policies. Criminal history may have a direct, adverse, and negative relationship with some of the material job duties of this position. These include the duties and responsibilities listed above, as well as the abilities to adhere to company policies, exercise sound judgment, effectively manage stress and work safely and respectfully with others, exhibit trustworthiness and professionalism, and safeguard business operations and the Company’s reputation. Pursuant to the Los Angeles County Fair Chance Ordinance, we will consider for employment qualified applicants with arrest and conviction records.
Our inclusive culture empowers Amazonians to deliver the best results for our customers. If you have a disability and need a workplace accommodation or adjustment during the application and hiring process, including suppo
pythonjavagorustawsmachine learningaiproductdesign
Similar Jobs
Northern Trust
Sr Lead Data Engineer – Data & Agentic AI
Senior2 Locations
Catalent
Inventory Coordinator
Mid-LevelPhiladelphia, PA
F5 Networks
Solutions Engineer - AI Security - Fin Services
Mid-LevelSingapore Office
State of North Carolina
Customer Service Support Agent
Lead / ManagerWake County, NC
Danaher
Field Application Specialist - Cell Therapy & Nanomedicine, ANZ
Mid-Level3 Locations
UPS
Lead Applications Developer - MLOps
Lead / ManagerIN - TDC 1 (IN110)