Sr DFT Engineer

Mythic has developed a unified hardware and software platform featuring its unique Mythic Analog Compute Engine (Mythic ACE™) to deliver revolutionary power, cost, and performance that shatters digital barriers preventing AI innovation at the edge. Mythic's unique technology makes it much easier and more affordable to deploy powerful AI solutions, from the data center to the edge device. The company has raised over USD 125M in a recent funding round and has offices in Palo Alto (CA, USA), Austin (TX, USA), and Bangalore (Karnataka, India).

Mythic is a fast-paced startup looking for individuals that enjoy wide-reaching and flexible roles. The primary responsibility for this position is implementaiton of DFT features on Mythic's chips. 

You will be the working on all aspects of DFT for sub-system-level blocks which form the SoC. You will need to contribute, and ideally, have ownership of all the aspects of DFT such as MBIST, IJTAG, Scan and ATPG . You will contribute to the methodology development to establish flow for all DFT features and enable first-pass success of these chips. You are expected to be involved and contribute to every phase of the design cycle from Concept to Silicon.

Beyond DFT for our novel chip architecture, this role also presents a unique opportunity to get involved with and learn more about state-of-the-art deep neural networks (DNNs). You will also be collaborating with the RTL design , Physical design, STA and analog design teams at Mythic.