About the role
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Sr. Principal SI/PI Engineer
This is a unique opportunity to join the HPP IP R&D Group at Cadence Design Systems. We are looking for a Sr Principal SI/PI Engineer who will be a key contributor to our advanced high speed IP products. This is a hands-on technical position.
Main Job Tasks and Responsibilities:
• Work on test chip package design SI/PI optimization and verification.
• Work on evaluation board design optimization for best SI/PI performance.
• Provide extracted and measured channel models for chip designers in the R&D team.
• Help with package and PCB SI/PI design guidelines and customer support on SI/PI related inquiries.
• Review customer package and board designs and simulation results. Help with providing feedback to customers to ensure best possible performance of our IP in their ASIC.
• Work on link performance simulations using S-parameter channel models and IBIS-AMI behavioral models.
• Help with SI/PI related debug of test chips or customer ASICs in the lab.
Position Requirements:
• M.S. or Ph.D. Electrical Engineering (or similar degree)
• 3+ years of experience preferably working with high speed SerDes and PHYs
• Good understanding of high speed SerDes architecture
• Hands on lab experience with instruments like high speed oscilloscopes, TDRs, VNAs, spectrum analyzers, etc.
• Fluent with using 3D and 2.5D extraction tools like Sigrity Clarity/PowerSI or Ansys HFSS/SIwave
• Experience with IBIS-AMI model simulations
• Experience with simulation result to lab measurement correlation
• Good understanding of PCB and FCBGA design rules and requirements
• Strong debugging and problem-solving skills
• Excellent communication and presentation skills to effectively communicate with both customers and internal stake holders
The annual salary range for California is $154,000 to $286,000. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
We’re doing work that matters. Help us solve what others can’t.
Aplyr's read
Cadence Design Systems excels in electronic design automation, attracting professionals passionate about integrated circuits and system-on-chip innovations.
What's promising
- •Cadence is a leader in electronic design automation, providing cutting-edge tools for semiconductor design.
- •The company offers diverse career paths, from digital verification to automotive solutions engineering.
- •Cadence's global presence provides opportunities for international collaboration and growth.
What to watch
- •The niche focus on EDA may limit opportunities for those seeking broader tech roles.
- •High competition in the semiconductor industry could impact job stability and growth.
- •Frequent technical updates require continuous learning, which may be challenging for some employees.
Why Cadence Design Systems
- •Cadence's software is integral to designing advanced integrated circuits and systems on chips.
- •The company has a strong reputation for innovation in electronic design automation.
- •Cadence's partnerships with leading tech firms enhance its influence in the semiconductor industry.
Aplyr’s read is generated by AI from public sources. Was it useful?
About Cadence Design Systems
Cadence Design Systems provides electronic design automation (EDA) software and engineering services for the design of integrated circuits, systems on chips, and printed circuit boards.
Similar roles
Principal Hardware Design Engineer (SI/PI)
Marvell
Advanced Packaging SI/PI Senior Staff Engineer
Marvell
Senior Signal Integrity / Power Integrity (SI/PI) Engineer
Arista Networks
Lead Product Validation Engineer - SI/PI
Cadence Design Systems
Principal Engineer, SI-PI
CARIAD (Volkswagen Group)
Sr. SI/PI Engineer - Serdes, Satellites (Starlink)
SpaceX