Senior Technical Staff Engineer - DFT

Are you looking for a unique opportunity to be a part of something great? Want to join a 17,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of a multi-billion dollar (with a B!) global organization? We offer all that and more at Microchip Technology Inc.

People come to work at Microchip because we help design the technology that runs the world. They stay because our culture supports their growth and stability. They are challenged and driven by an incredible array of products and solutions with unlimited career potential. Microchip’s nationally-recognized Leadership Passage Programs support career growth where we proudly enroll over a thousand people annually. We take pride in our commitment to employee development, values-based decision making, and strong sense of community, driven by our Vision, Mission, and 11 Guiding Values; we affectionately refer to it as the Aggregate System and it’s won us countless awards for diversity and workplace excellence.

Our company is built by dedicated team players who love to challenge the status quo; we did not achieve record revenue and over 30 years of quarterly profitability without a great team dedicated to empowering innovation. People like you.

Visit our careers page to see what exciting opportunities and company perks await!

Job Description:

We are seeking a DFT (Design for Test) Architect & Implementation Engineer with expertise in designing and implementing DFT networks for SoC (System on Chip) devices with mixed  ASIC and  custom content. The ideal candidate will drive the DFT strategy, develop test methodologies, and work hands-on in integrating DFT features into the designs. This role requires deep knowledge of scan networks, scan insertion, boundary scan (JTAG), MBIST, ATPG, and fault coverage analysis.

Key Responsibilities:

DFT Architecture & Strategy:

• Define and develop DFT methodologies for ASIC designs to ensure high testability and fault coverage.
• Architect and implement scan, JTAG, and memory BIST (MBIST).
• Optimize DFT strategy to balance test coverage, performance, and area constraints.

Hands-On Implementation:

• Develop and integrate DFT structures such as scan networks, scan chains, boundary scan, MBIST, LBIST, and built-in self-test (BIST).
• Generate and verify ATPG (Automatic Test Pattern Generation) patterns for fault coverage analysis.
• Work with RTL design engineers to ensure DFT compliance in Verilog/VHDL-based designs.
• Run fault simulation, stuck-at and transition fault testing, and analyze coverage reports.

Collaboration & Validation:

• Work closely with RTL, synthesis, and physical design teams to ensure DFT design integrity.
• Collaborate with manufacturing and validation teams to implement test strategies for prototype bring-up.
• Debug and optimize DFT networks to achieve minimal test times.
• Work with EDA vendors to evaluate and integrate latest DFT tools and methodologies.

Requirements/Qualifications:

• 15+ years of experience in DFT architecture and implementation.
• Strong expertise in FPGA-based DFT methodologies (Xilinx, Intel/Altera, Lattice, etc.).
• Proficiency in Verilog/VHDL for FPGA design and test logic implementation.
• Hands-on experience with DFT tools (Synopsys DFT Compiler, Tessent, Mentor Tessent, Cadence Modus, or similar).
• Strong knowledge of JTAG (IEEE 1149.1, 1149.6), scan insertion, ATPG, MBIST, LBIST, and fault modeling.
• Experience in timing analysis and synthesis-aware DFT implementation.
• Familiarity with FPGA prototyping and board bring-up.
• Hands-on scripting skills in Python, TCL, Perl, or Shell for DFT automation.

Preferred Qualifications:

• Experience in AI/ML-driven DFT automation.
• Knowledge of high-speed interfaces and SERDES testing.
• Experience with post-silicon validation and ATE (Automated Test Equipment).
• Strong debugging skills using logic analyzers, oscilloscopes, and FPGA tools.

• Why Join Us?

• Work on cutting-edge FPGA-based designs for high-performance computing, automotive, or AI applications.
• Opportunity to architect and implement industry-leading DFT methodologies.
• Be part of a highly skilled team pushing the boundaries of FPGA design & test innovations.

Travel Time:

0% - 25%

To all recruitment agencies: Microchip Technology Inc. does not accept unsolicited agency resumes. Please do not forward resumes to our recruiting team or other Microchip employees. Microchip is not responsible for any fees related to unsolicited resumes.