About the role
About the Position
We are looking to hire an ASIC Physical Design Engineer to help us design, test, and deploy advanced hardware. As part of our Ultra Low Latency team, you'll have the opportunity to collaborate with people in areas across the firm, including trading, networking, and research infrastructure.
This isn't a traditional PD role. We're a small team where everyone works across the chip design process, and we expect our PD engineers to lead with physical design expertise but think like chip designers. You should be comfortable owning a PD flow end-to-end, but also able to read and write RTL and reason about design decisions that cross the front-end/back-end boundary.
If you've spent your career exclusively in PD, this probably isn't the right fit— but if you've worked across the stack, either because you started as an RTL designer and moved into PD, or because you were on a smaller team where you had to wear multiple hats, we'd love to talk.
We're big believers in the ability of tools to improve the productivity, reliability, and day-to-day joy of hardware engineering. That's why we created Hardcaml, a hardware development toolchain embedded in OCaml. We don't expect you to know OCaml (we'll teach you here), but we are looking for hardware engineers who are excited about the advantages that better tools can bring, and are willing to try new things as a result.
About You
- You have 8+ years hands-on experience building and running modern physical design flows (e.g., floor planning, place and route, timing closure, physical verification, power analysis)
- You don't need to have optimized every last detail of every flow, but you should have broad enough experience across PD that you can own a flow end-to-end and know where the risks are
- Beyond PD, you can read and write RTL and understand how front-end design decisions affect physical implementation—and vice versa; You think about physical design in the context of the overall chip, not just as a downstream consumer of a netlist
- You're interested in using software engineering techniques to improve the hardware design process, and you have experience programming in a high-level language (Python, C++, Haskell, etc.)
If you're a recruiting agency and want to partner with us, please reach out to agency-partnerships@janestreet.com.
Aplyr's read
Jane Street is a leading quantitative trading firm where tech and finance intersect, attracting analytical minds who thrive in a fast-paced, data-driven environment.
What's promising
- •Jane Street offers a highly collaborative environment with a strong focus on mentorship and learning.
- •The firm is renowned for its innovative use of technology in trading strategies.
- •Competitive compensation packages reflect the high value placed on talent and expertise.
What to watch
- •The high-pressure environment may not suit everyone, especially those seeking work-life balance.
- •Limited public information about career progression and long-term employee retention.
- •The firm's focus on quantitative skills may limit opportunities for those from non-technical backgrounds.
Why Jane Street
- •Jane Street's flat organizational structure encourages open communication and idea sharing.
- •The firm is known for its rigorous and intellectually challenging interview process.
- •Strong emphasis on using cutting-edge technology to drive trading decisions.
Aplyr’s read is generated by AI from public sources. Was it useful?
About Jane Street
Jane Street Capital is a global trading firm and liquidity provider that specializes in quantitative trading and technology-driven strategies.
Similar roles
Head of Talent Acquisition, North Asia
Chanel
Cruise Expert - Asia And South Pacific
Kensington Tours
Recruitment Coordinator - GPC Asia Pacific - Full Time
Genuine Parts Company
Designer Assc - Designer Sr
American Electric Power
Digital Marketing Creative Manager
Sony Music Entertainment (Global)
Analyste principal(e), actions Asie-Pacifique (marchés développés)/Sr. Analyst, Asia – Pacific (Developed Markets) Equities
gacm